

WHAT IS CLAIMED IS:

1. A phase frequency detector comprising:
 - a phase error detecting unit for outputting at least a phase error signal according to a phase error between a first input signal and a second input signal; and
 - 5 a reset unit coupled to the phase error detecting unit for receiving the first input signal and the second input signal, and for outputting a reset signal according to the first input signal and the second input signal, in order to reset the phase error detecting unit.
- 10 2. The phase frequency detector according to claim 1, wherein the phase error signal comprises a first output signal and a second output signal.
3. The phase frequency detector according to claim 1, wherein the phase error detecting unit comprises:
 - a first flip-flop for outputting a first flag signal according to the first input signal; and
 - 15 a second flip-flop for outputting a second flag signal according to the second input signal.
4. The phase frequency detector according to claim 3, wherein the phase error detecting unit further comprises:
 - 20 a sampling circuit for outputting the phase error signal according to the first flag signal and the second flag signal.
5. The phase error detector according to claim 3, wherein the delay from the

first input signal to the reset of the phase error detecting unit is substantially the same as the delay from the first input signal to the first flag signal.

6. The phase frequency detector according to claim 3, wherein the reset signal comprises:

5 a first reset signal for resetting the first flip-flop; and

a second reset signal for resetting the second flip-flop.

7. The phase frequency detector according to claim 6, wherein the reset unit comprises:

10 a third flip-flop for outputting the second reset signal according to the first input signal; and

a fourth flip-flop for outputting the first reset signal according to the second input signal.

15 8. The phase frequency detector according to claim 1, wherein the phase error detecting unit further comprises a buffer circuit for buffering the first input signal and the second input signal.

9. The phase error detector according to claim 1, wherein the reset unit resets the phase error detecting unit such that the length of the phase error signal has a substantial linear relationship with the phase error of the first input signal and the second input signal.

20 10. A phase locked loop comprising:

a phase error detector for receiving a first input signal and a second input signal, and outputting a phase error signal; and

a clock signal generator for outputting the second input signal according to
the phase error signal;

wherein the phase error detector comprises:

a phase error detecting unit for outputting the phase error signal according to

5 a phase error between the first input signal and the second input signal;

and

a reset unit coupled to the phase error detecting unit for receiving the first
input signal and the second input signal, and for outputting a reset signal

according to the first input signal and the second input signal, in order to

10 reset the phase error detecting unit.

11. The phase locked loop according to claim 10, wherein the reset unit resets
the phase error detecting unit such that the length of the phase error signal
has a substantial linear relationship with the phase error of the first input
signal and the second input signal.

15 12. The phase locked loop according to claim 10, wherein the clock signal
generator comprises:

a phase error quantizer for receiving the phase error signal;

a digital controlled oscillator coupled to the phase error quantizer; and

a frequency divider coupled to the digital controlled oscillator.

20 13. The phase locked loop according to claim 10, wherein the clock signal
generator comprises:

a charge pump for receiving the phase error signal;

a voltage controlled oscillator coupled to the charge pump; and
a frequency divider coupled to the voltage controlled oscillator.